REV-01 MCA/46/51

2023/12

MASTER OF COMPUTER APPLICATION FIRST SEMESTER

COMPUTER ORGANIZATION & ARCHITECTURE MCA-101

[USE OMR SHEET FOR OBJECTIVE PART]

Duration: 3 hrs.

Full Marks: 70

run wates. 70

Time: 30 mins.

Objective)

Choose the correct answer from the following:

Marks: 20 1×20=20

- A computer program that converts entire program into machine language at a time is:

 a. Assembler
 b. Compiler
 c. Interpreter
 d. None

 How many select lines would be required for an 16:1 MUX?

 a. 2
 b. 4
 c. 8
 d. 3
- 3. How many AND gates are required to construct a 4:1 MUX?
 - a. 2

b. :

c. 5

- d 1
- 4. Which of the following is responsible for arithmetic and logic operations?
 - a. ALU

b. Memory

c. Control Unit

d. All the above

- 5. CPU consists of:
 - a. ALU & Memory

- b. ALU & Control Unit
- c. Control Unit & Memory
- d. All the above
- Booth multiplication algorithm looks after multiplication with negative number as......
 - a. 2's Complement

b. 1's complement

c. Signed Magnitude

- d. None
- 7. Which of the following is called data distributor?
 - a. MUX

b. DEMUX

c. Encoder

- d. Decoder
- 8. In 8-bit microprocessor, how many opcodes are possible?
 - a. 246

b. 278

c. 250

- d. 256
- 9. Which of the following is unidirectional?
 - a. Address bus

b. Data bus

c. Both a & b

- d. None
- 10. Which of the following is a special purpose register of microprocessor?
 - a. Program counter

b. Instruction register

c. Accumulator

d. None

11.	During a write operation if the required blo occurs. a. Write miss c. Write hit	b.	s not present in the cache then Write latency Write delay
12.	The bit used to indicate whether the block wa. Reference bit c. Control bit	b.	recently used or not is Dirty bit Idol bit
13.	Any condition that causes a processor to state. Hazard c. System error	b.	called as Page fault None of the mentioned
14.	The computer cluster architecture emerged a. ISA c. Super computers	b.	result of Workstation Distributed systems
15.	In the client server model of the clustera. Load configurationc. Bankers algorithm	b.	approach is used. FIFO Round robin
16.	The CISC stands for		Complete Instruction Set Compliment Complex Instruction set computer
17.	The iconic feature of the RISC machine amo a. Reduced number of addressing modes c. Having a branch delay slot	b.	
18.	Pipe-lining is a unique feature of		CISC IANA
19.	The pipelining process is also called as a. Superscalar operation c. Von Neumann cycle	b.	 Assembly line operation None of the mentioned
20.	In binary multiplication, the multiplier is sto a. PC Register c. Cache	b.	f in Shift register None of the mentioned

(Descriptive)

Time: 2 hr. 30 mins. [Answer question no.1 & any four (4) from the rest] 1. Explain the following instruction with RTL. 10 ii) BUN i) LDA iii) STA iv) ADD v) CIR a) Explain with a suitable block diagram of the Control Unit of Basic 5+5=10 Computer. b) State & Prove De' Morgan's theorems. 5+5=10 a) Realize a full adder circuit using two half adders circuits. b) What is Universal gate? Realize an OR gate using NAND gates 5+5=10 4. a) What do you mean by Addressing modes? Discuss various addressing modes of 8085 microprocessor. b) Describe general register organization of a basic computer. Define control word. a) Write an Assembly program to add two numbers. 5+5=10 b) Explain the organization of Status register of a basic computer with neat diagram. 6. What is the role of peripheral devices? How DMA is used to control 4+6=10 memory transfer without CPU's intervention? Explain. a) What is pipeline processing? Explain with a suitable example. 5+5=10 b) What is Interrupt? Define Priority interrupt. Write a short note on UART. 10 8. Explain Booth's multiplication algorithms with a suitable example.

== *** = =

Marks: 50