

M.Sc. ELECTRONICS THIRD SEMESTER COMPUTER ORGANIZATION (MDC) MCA-507

Du	ration: 3 Hrs.	Marks: 70
	PART : A (OBJECTIVE) = 20 PART : B (DESCRIPTIVE) = 50	
	[PART-B: Descriptive]	
Du	ration: 2 Hrs. 40 Mins.	Marks: 50
	[Answer question no. One (1) & any four (4) from the rest]	
1.	What is Memory Hierarchy in computer system? Explain it in details.	(10)
2.	Explain DMA with suitable diagram.	(10)
3.	Define RISC & CISC. What is Stack Organization? Explain with a suitable example.	(4+6=10)
4.	Convert the given into Polish & Reverse Polish Notation: $(A+B)*(C*(D+E)+F)$	(5+5=10)
5.	What do you understand by Instruction format? Write the following equation in 3 address instruction & 1 address instruction mode. $X{=}(A{+}B)*(C{+}D)$	(5+5=10)
6.	Define addressing modes and its types in detail.	(10)
7.	What is Interrupt? Differentiate between Vectored & Non-Vectored interrupt.	(4+6=10)
8.	Write short notes on: a) Data Transfer Instruction.	(5+5=10)

b) Program Control Instruction.

M.Sc. ELECTRONICS THIRD SEMESTER COMPUTER ORGANIZATION (MDC) MCA-507

[PART-A : Objective]

Choose the correct answer from the following:

1×20=20

- 1. FPGA means:
 - a. Field Programmable Gate Array.
 - b. Forward Programmable Gate Array.
 - c. Forward Parallel Gate Array.
 - d. Field Parallel Gate Array.
- 2. What is meant by ALU?
 - a. Arithmetic logic upgrade.
 - b. Arithmetic logic unit.
 - c. Arithmetic logic unsigned.
 - d. Arithmetic local unsigned.
- 3. Which one of the following is not a vectored interrupt?
 - a. TRAP.
 - b. INTR
 - c. RST 3.
 - d. RST 7.5.
- 4. HLT opcode means:
 - a. load data to accumulator.
 - b. store result in memory.
 - c. load accumulator with contents of register.
 - d. end of program.
- 5. Type of ROM which is manufactured without having any initial storage in it is termed as:
 - a. PROM
 - b. EROM
 - c. BROM
 - d. DROM
- 6. Access store from which data can be read and can be written on it is classified as:
 - a. read only memory.
 - b. random access memory.
 - c. random only memory.
 - d. read access memory.

- 7. Switching from one process to another. This swapping is called a:
 - a. Process switch.
 - b. Context switch.
 - c. Exchange.
 - d. Both a and b.
- Flash memories have limited number of block's write cycles, these cycles must be at least:
 - a. 1000
 - **b.** 10,000
 - c. 100,000
 - **d.** 100,000,00
- 9. In 32-bit addressing mode, address field is either 1 byte or:
 - a. 2 bytes
 - b. 3 bytes
 - c. 4 bytes
 - d. 5 bytes
- **10.** If a comparing instruction and branch instruction uses some architectures, to treat these comparisons chooses as:
 - a. Error
 - b. Exceptions
 - c. Special cases
 - d. All above
- Addressing mode which is set to index arrays, is applied to indexed addressing mode, in computers is:
 - a. Scaled addressing mode.
 - b. Register indirect addressing mode.
 - c. Register addressing mode.
 - d. Immediate addressing mode.
- 12. Simplest scheme to handle branches is to:
 - a. Flush pipeline.
 - b. Freezing pipeline.
 - c. Depth of pipeline.
 - d. Both a and b.
- 13. The DMA transfers are performed by a control circuit called as:
 - a. Device interface
 - **b.** DMA controller
 - c. Data controller
 - d. Overlooker
- **14.** DMA stands for:
- b. Double Memory Access
- a. Direct Memory Accessc. Duplicate Memory Access
- d. None of the above

15.	W	nich is not a type of Interrupt?
	a.	Vectored
	b.	Non-Vectored
	c.	Priority
	d.	Accessible
16.	Aft	ter the completion of the DMA transfer the processor is notified by:
	a.	Acknowledge signal.
	b.	Interrupt signal.
	c.	WMFC signal.
	d.	None of the above.
17.	Th	e DMA controller has registers.
	a.	1
	b.	2
	c.	3
	d.	4
18.	Th	e controller is connected to the
	a.	Processor BUS.
	b.	System BUS.
	c.	External BUS
	d.	None of the above.
19.	Th	e technique where the controller is given complete access to main memory is:
	a.	Cycle stealing.
	b.	Memory stealing.
	c.	Memory Con.
	d.	Burst mode.
20.	Th	e registers of the controller are
	a.	64 bits
	b.	34 bits
	c.	32 bits
	d.	16 bits
		= = *** = =

UNIVERSITY OF SCIENCE & TECHNOLOGY, MEGHALAYA



Scrutinizer's Signature

[PART (A) : OBJECTIVE]

Duration : 20 Minutes

Seri	al	no.	of	the
main	A	nsw	er	shee

Invigilator's Signature

irse:		<u> </u>	
ester :		Roll No :	
llment No :		Course code :	
rse Title :			
sion: 20	17-18	Date:	7,
	Instruction	ns / Guidelines	
 Students shall tio No marks shall be Students have to 	ins twenty (20) / tenck (\checkmark) the correct as the given for overwright submit the Objecti	n (10) questions.	

Examiner's Signature