(4)

MASTER OF COMPUTER APPLICATION First Semester

DIGITAL SYSTEM (MCA - 102)

Full Marks: 70 Duration: 3Hrs. Part-A (Objective) =20 Part-B (Descriptive) =50 (PART-B: Descriptive) Marks: 50 Duration: 2 hrs. 40 mins. Answer any four from Question no. 2 to 8 Question no. 1 is compulsory. 1. (a) Convert the following numbers to binary. $(2 \times 3 = 6)$ a. 254(10) b. 56(8) c. 1A4(16) (b) Define ASCII and EBCDIC Code. (4) 2. (a) Why NAND and NOR gate is known as universal gates? (6)(b) Explain canonical logic forms with examples. (4) 3. Given the Boolean Function: (3+3+4=10)F = x'vz + xza. Draw the logic diagram of the original expression. b. Simplify the function using Boolean algebra. c. Obtain the truth table. 4. (a) Describe Full Subtractor with truth table and logic diagram. (7)(b) Construct the Full Adder using two Half Adders and OR gates. (3)5. (a) Discuss the main features of SR Flip Flop and Positive Edge Triggered SR Flip (3+3=6)Flop.

(b) Explain the operations of Master-Slave JK Flip Flop.

- 6. (a) Describe the functional block diagram of a CPU. (5)
 - (b) What are the semi-conductor memories available in memory devices? Explain.

(5)

- 7. (a) Design a Mod-6 negative edge triggered up counter. (4)
 - (b) For a 3-bit shift register, explain the operation for the following categories with the help of block diagram. (6)
 - a. Serial in serial out
 - b. Serial in parallel out
 - c. Parallel in parallel out
- 8. Simplify the following using K-map.

(4+6=10)

a. $F = \sum (2,3,4,5,6,7,9,12,13,14,15)$

b. F = ab + ab'c + a'bc' + bc'

MASTER OF COMPUTER APPLICATION

First Semester DIGITAL SYSTEM (MCA - 102)

Du	Marks – 20					
I. (Choose the cor	rect answer	:			1×20=20
1.	The minterm a. y	in K-map are b. x	mark	ed with a c. 0	d.1	
2.	x+xy =? a. y	b. x		c. xy	d. None	
3.	(a+b+c)'= a. a'b'c'	b. a'+b'+c'		c. abc	d. a+b+c	
4.	Full Adder pe a. 2	rforms additi b. 3	on of	c. 4 bits.	d. 5	
5.	8 to 1 multiple a. 1 output			c. 3 output	d. None	
6.	1's compleme a. 01010101 c. 00001010	ent of 110010	b. 00	110101 one of the above		
7.	One that is no a. JK	t the type of b. T	flip flo	op is: c. RS	d. ST	
8.	A binary varia a. 0 only c. 0 and -1	able takes the	value b. 0 a d. 1 a	and 1		
9.	One that is no a. NOT	VIII N. AUGUS MARNINGS		c. OR	d. XNOT	
10	.Which numbe a. Decimal c. Hexadecima	•	a base b. Oo d. No	etal		
11	In an SR Flip a. S=0, R=0 c. S=1, R=0	Flop built fro	b. S=	ND gate, which e0, R=1 =1, R=1	condition is not allo	owed?

		b. X(b. XOR, NOR, NAND d. NOR, NAND, XNOR						
	13.In the toggle mo a. J=0, K=0 c. J=0, K=1	b. J=							
	14.If a hexadecima there will be howa. 1		c. 4	, for how many hex	adecimal digits,				
	15.In Boolean Alge	ebra, A.A is equal b. A ²	to c. 2A	d. 1					
	16.Complement of a. AND, NAND c. OR, NOR	b. NA		and	respectively.				
a. Extended Bit Coded Decimal Interchange Code b. Extended Binary Coded Detection Interchange Code c. Extended Binary Color Decimal Interchange Code d. Extended Binary Coded Decimal Interchange Code									
18. How many inputs and outputs are required for demultiplexer?a. One input and one output.b. Number of selection inputs and one output.c. One input and many outputs.d. None of the above.									
	19. What is the requirement of Full Subtractor Circuit?a. 3 inputs and 2 outputs.b. 3 inputs and 1 output.c. 2 inputs and 2 outputsd. 2 inputs and 3 outputs.								
	20.Master Slave Fl	lip Flop consists o b. 2	f Flip Flop(s	s) d. 4					
