

**M. Sc. ELECTRONICS
SECOND SEMESTER
DIGITAL ELECTRONICS SYSTEM & DESIGN
MSE-201**

(Use Separate Answer Scripts for Objective & Descriptive)

Duration : 3 hrs.

Full Marks : 70

(PART-A : Objective)

Time : 20 min.

Marks : 20

Choose the correct answer from the following:

1 × 20 = 20

7. a. Define the term Fan-in and Fan-out for logic circuit. 2+8 = 10
b. With the help of neat diagram, explain the working of two input TTL NAND logic.
8. a. Design a Synchronous 3-bit down counter. 6+4 = 10
b. Explain the operation of a serial in, parallel out shift register.

== *** ==

- A group of 8 bits is known as
a. A nibble
b. A byte
c. A bit
d. An octal number
- 1's complement of 1's complement of the binary number 10110011
a. 01001100
b. 10110011
c. 01001101
d. 10111010
- ASCII code is a ____ bit code.
a. 6
b. 7
c. 8
d. 10
- A bubbled OR gate is equivalent to a
a. AND gate
b. NAND gate
c. NOR gate
d. X-OR gate
- The output of a NAND gate is low
a. Only when all inputs are low
b. Only when all inputs are high
c. Only when atleast one input is high
d. All of the above
- An all or nothing gate is the other name of
a. AND gate
b. OR gate
c. NAND gate
d. NOR gate
- For checking the parity of a digital word, it is preferable to use
a. AND gate
b. NAND gate
c. XOR gate
d. XNOR gate
- An n variable K-Map can have
a. n^2 cells
b. 2^n cells
c. n^n cells
d. n^{2^n} cells
- The total number of 1's present in a term is called
a. index
b. weight
c. logic levels
d. term number

